12.3 Block Diagram

The generation of Peripheral Clock signals (GCLK_PERIPH) and the Main Clock (GCLK_MAIN) can be seen in the figure below.

Figure 12-1. Device Clocking Diagram

The GCLK block diagram is shown below:

Figure 12-2. Generic Clock Controller Block Diagram