10.3.1 Data Memory Access Times
The internal data SRAM access is performed in two clkCPU cycles as described in the following Figure.
The internal data SRAM access is performed in two clkCPU cycles as described in the following Figure.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.