8.2 Features Advanced RISC Architecture 54 Powerful Instructions Mostly Single Clock Cycle Execution 16 x 8 General Purpose Working Registers Fully Static Operation Up to 12 MIPS Throughput at 12MHz
