46.5.4 Debug Operation

When the CPU is halted in debug mode, the PCC will not halt normal operation.

Note: A buffer overflow condition will occur if the received data buffer is not read by CPU or CPU DMAC.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.