12.1.1.2 Table Latch Register
The Table Latch (TABLAT) is an 8-bit register mapped into the SFR
space. The Table Latch register receives one byte of NVM data resulting from a
TBLRD*
instruction and is the source of the 8-bit data sent to the
holding register space as a result of a TBLWT*
instruction.