40.3 Ready Status

The VREFLP module's status can be read via the Low-Power Voltage Reference Ready Status (VLPRDY) bit. When VLPRDY is set (VLPRDY = 1), the module output is stable and ready for operation. When VLPRDY is clear (VLPRDY = 0), the module output is not stable, or is not active.