54.7.9 PDMIC DSP Configuration Register 1
This register can only be written if the WPEN bit is cleared in the PDMIC Write Protection Mode Register.
DGAIN and OFFSET values can be determined using the formula in 54.6.2.6 Gain and Offset Compensation.
Name: | PDMIC_DSPR1 |
Offset: | 0x5C |
Reset: | 0x00000001 |
Property: | Read/Write |
Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
OFFSET[15:8] | |||||||||
Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
OFFSET[7:0] | |||||||||
Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
DGAIN[14:8] | |||||||||
Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | ||
Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
DGAIN[7:0] | |||||||||
Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
Bits 31:16 – OFFSET[15:0] Offset Correction
Offset correction to apply to the final result.
Bits 14:0 – DGAIN[14:0] Gain Correction
Gain correction to apply to the final result.