20.14.5 TMRxCLK

Timer Clock Source Selection Register

Name:	TMRxCLK
Offset:	0xFD2,0xFCC,0xFC6


Bit	7	6	5	4	3	2	1	0
					CS[3:0]
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 3:0 – CS[3:0] Timer Clock Source Selection bits

Table 20-5. Timer Clock Source Selection
CS	Clock Source
CS	Timer1	Timer3	Timer5
`1111-1100`	Reserved	Reserved	Reserved
`1011`	TMR5 overflow	TMR5 overflow	Reserved
`1010`	TMR3 overflow	Reserved	TMR3 overflow
`1001`	Reserved	TMR1 overflow	TMR1 overflow
`1000`	TMR0 overflow	TMR0 overflow	TMR0 overflow
`0111`	CLKREF	CLKREF	CLKREF
`0110`	SOSC	SOSC	SOSC
`0101`	MFINTOSC (500 kHz)	MFINTOSC (500 kHz)	MFINTOSC (500 kHz)
`0100`	LFINTOSC	LFINTOSC	LFINTOSC
`0011`	HFINTOSC	HFINTOSC	HFINTOSC
`0010`	Fosc	Fosc	Fosc
`0001`	Fosc/4	Fosc/4	Fosc/4
`0000`	T1CKIPPS	T3CKIPPS	T5CKIPPS

Reset States:

POR/BOR = 0000

All Other Resets = uuuu

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.