20.6.2.1 Initialization

The RSTC bus clock (CLK_RSTC_APB) is required to clock the module. This clock must be enabled in MCLK- Main Clock Module before using the RSTC.

After a Power-on Reset (POR), the RSTC is enabled and the Reset Cause (RCAUSE) register indicates the POR source.