42.7.15 Waveform Control

Table 42-22. Register Bit Attribute Legend
Symbol	Description	Symbol	Description	Symbol	Description
R	Readable bit	HC	Cleared by Hardware	(Grey cell)	Unimplemented
W	Writable bit	HS	Set by Hardware	X	Bit is unknown at Reset
K	Write to clear	S	Software settable bit	—	—

Name:	WAVE
Offset:	0x3C
Reset:	0x00000000
Property:	Write-Synchronized


Bit	31	30	29	28	27	26	25	24

Access
Reset


Bit	23	22	21	20	19	18	17	16
							POL1	POL0
Access							R/W	R/W
Reset							0	0


Bit	15	14	13	12	11	10	9	8
					CICCEN3	CICCEN2	CICCEN1	CICCEN0
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0


Bit	7	6	5	4	3	2	1	0
	CIPEREN	RAMP[2:0]				WAVEGEN[2:0]
Access	R/W
Reset	0	0	0	0		0	0	0

Bits 16, 17 – POLx Channel Polarity x [x = 3..0]

Setting these bits enables the output polarity in single-slope and dual-slope PWM operations.

Note: These bits are write-synchronized. SYNCBUSY.WAVE must be checked to ensure that WAVE.POLx synchronization is complete.

Value	Name	Description
0	(single-slope PWM waveform generation)	Compare output is initialized to ~DIR and set to DIR when TCC counter matches CCx value
1	(single-slope PWM waveform generation)	Compare output is initialized to DIR and set to ~DIR when TCC counter matches CCx value.
0	(dual-slope PWM waveform generation)	Compare output is set to ~DIR when TCC counter matches CCx value
1	(dual-slope PWM waveform generation)	Compare output is set to DIR when TCC counter matches CCx value.

Bits 8, 9, 10, 11 – CICCENx Circular CC Enable x [x = 3..0]

Setting this bits enables the compare circular buffer option on channel. When the bit is set, CCx register value is copied-back into the CCx register on UPDATE condition.

Note: These bits are write-synchronized. SYNCBUSY.WAVE must be checked to ensure that WAVE.CICCENx synchronization is complete.

Bit 7 – CIPEREN Circular Period Enable

Setting this bits enable the period circular buffer option. When the bit is set, the PER register value is copied-back into the PERB register on UPDATE condition.

Note: This bit is write-synchronized. SYNCBUSY.WAVE must be checked to ensure that WAVE.CIPEREN synchronization is complete.

Bits 6:4 – RAMP[2:0] Ramp Mode

These bits select Ramp operation (RAMP). These bits are not synchronized.

Value	Name	Description
0	RAMP1	RAMP1 operation
1	RAMP2A	Alternative RAMP2 operation
2	RAMP2	RAMP2 operation
3	RAMP2C	Critical RAMP2 operation
4	RAMP2CS	Critical Swapped RAMP2 operation

Bits 2:0 – WAVEGEN[2:0] Waveform Generation

These bits select the waveform generation operation. The settings impact the top value and control if frequency or PWM waveform generation should be used. These bits are not synchronized.


Value	Name	Description
		Operation	Top	Update	Waveform Output On Match	Waveform Output On Update	OVF Interrupt Flag/Event Up Down
0x0	NFRQ	Normal Frequency	PER	TOP/Zero	Toggle	Stable	TOP	Zero
0x1	MFRQ	Match Frequency	CC0	TOP/Zero	Toggle	Stable	TOP	Zero
0x2	NPWM	Normal PWM	PER	TOP/Zero	Set	Clear	TOP	Zero
0x3	DPWM	Dual Compare PWM	PER	TOP/ZERO	Set/Clear	Clear	-	Zero
0x4	DSCRITICAL	Dual-slope PWM	PER	Zero	~DIR	Stable	–	Zero
0x5	DSBOTTOM	Dual-slope PWM	PER	Zero	~DIR	Stable	–	Zero
0x6	DSBOTH	Dual-slope PWM	PER	TOP & Zero	~DIR	Stable	TOP	Zero
0x7	DSTOP	Dual-slope PWM	PER	Zero	~DIR	Stable	TOP	–

Value	Name	Description
0	NFRQ	Normal frequency
1	MFRQ	Match frequency
2	NPWM	Normal PWM
3	DPWM	Dual compare PWM
4	DSCRITICAL	Dual-slope critical
5	DSBOTTOM	Dual-slope with interrupt/event condition when COUNT reaches ZERO
6	DSBOTH	Dual-slope with interrupt/event condition when COUNT reaches ZERO or TOP
7	DSTOP	Dual-slope with interrupt/event condition when COUNT reaches TOP