7.5 Chip Reset

If a chip reset is performed on the ATWINC15x0B, the RESETN signal must be pulsed low for a minimum of 1 µs to reset the device successfully.