Jump to main content
ATWINC15x0B-MU IEEE® 802.11 b/g/n Network Controller SoC
Search
Home
7
Power Management
Introduction
Features
1
Ordering Information and IC Marking
2
Functional Overview
3
Clocking
4
CPU and Memory Subsystem
5
WLAN Subsystem
6
External Interfaces
7
Power Management
7.1
Power Architecture
7.2
Power Consumption
7.3
Power Up/Power Down Sequence
7.4
Digital I/O Pin Behavior During Power-Up Sequences
7.5
Chip Reset
8
Electrical Specifications
9
Reference Design
10
Design Consideration
11
Package Outline Drawing
12
Reference Documentation
13
Document Revision History
The Microchip Website
Product Change Notification Service
Customer Support
Microchip Devices Code Protection Feature
Legal Notice
Trademarks
Quality Management System
Worldwide Sales and Service
7 Power Management
