1.1 Design Implementation
(Ask a Question)The following figure shows the Libero implementation of the 10G Base-R Ethernet SyncE loopback hardware design.
The following figure shows the Libero implementation of the 10G Base-R Ethernet SyncE loopback hardware design.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.