3 Libero Design Flow
(Ask a Question)This section describes the Libero design flow, which involves the following processes:
- Synthesize
- Place and Route
- Verify Timing
- Generate FPGA Array Data
- Configure Design Initialization Data and Memories
- Generate Bitstream
- Run Program Action
The following figure shows these options in the Design Flow tab.
