9.3.11 User I/O Lock Down

If checked, the pin is controlled by the Tamper macro IO_Disable signal. When Tamper IO_Disable is asserted, the selected I/O pin is disabled. Inputs are disabled and detected as a logic low by FPGA fabric. Outputs are tri-state with any configured pull-up or pull-down still honored.