5.1 Memory

There are sufficient ROM and RAM to fulfill the processor requirements, in which a synchronous single port RAM interface is used. The register bank, dedicated single port memory, and Flash memory are connected to the processor bus. The processor coordinates with all link control procedures, and the data movement happens using a set of pointer registers.