10.6 Operation During Sleep
When the device enters Sleep, the WWDT is cleared. If the WWDT is enabled during Sleep, the WWDT resumes counting. When the device exits Sleep, the WWDT is cleared again.
The WWDT remains clear until the Oscillator Start-up Timer (OST) completes, if enabled.
When a WWDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON0 register can also be used.
| Conditions | WWDT |
|---|---|
WDTE =
00 |
Cleared |
WDTE =
01 and SEN = 0 |
|
WDTE =
10 and enter Sleep |
|
| CLRWDT Command | |
| Oscillator Fail Detected | |
| Exit Sleep + System Clock = SOSC, EXTRC, INTOSC, EXTCLK | |
| Exit Sleep + System Clock = XT, HS, LP | Cleared until the end of OST |
| Change INTOSC divider (IRCF bits) | Unaffected |
