51.6.8 DMA, Interrupts and Events

Table 51-2. Module Request for I2S
ConditionDMA requestDMA request is clearedInterrupt requestEvent input/output
Receive ReadyYESWhen data is readYES
Transmit Ready (Buffer empty)YESWhen data is writtenYES
Receive OverrunYES
Transmit UnderrunYES