SDMA System Address / Argument 2 Register
Block Size Register
Block Count Register
Argument 1 Register
Transfer Mode Register
Command Register
Response Register n
Buffer Data Port Register
Present State Register
Host Control 1 Register
Power Control Register
Block Gap Control Register
Wakeup Control Register: SD/SDIO
Clock Control Register
Timeout Control Register
Software Reset Register
Normal Interrupt Status Register
Error Interrupt Status Register
Normal Interrupt Status Enable Register: e.MMC
Error Interrupt Status Enable Register
Normal Interrupt Signal Enable Register
Error Interrupt Signal Enable Register
Auto CMD Error Status Register
Host Control 2 Register: e.MMC
Host Control 2 Register: SD/SDIO
Capabilities 0 Register
Capabilities 1 Register
Maximum Current Capabilities Register
Force Event Register for Auto CMD Error Status
Force Event Register for Error Interrupt Status
ADMA Error Status Register
ADMA System Address Register
Preset Value Register
Slot Interrupt Status Register
Host Controller Version Register
Additional Present State Register
e.MMC Control 1 Register
e.MMC Control 2 Register
AHB Control Register
Clock Control 2 Register
Capabilities Control Register
Debug Register
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.