19.7.6 Voltage Regulator System (VREG) Control

Name: VREG
Offset: 0x18
Reset: 0x00000002
Property: PAC Write-Protection

Bit 3130292827262524 
      VSPER[2:0] 
Access R/WR/WR/W 
Reset 000 
Bit 2322212019181716 
        VSEN 
Access R/W 
Reset 0 
Bit 15141312111098 
          
Access  
Reset  
Bit 76543210 
 RUNBKUP    SELENABLE  
Access R/WR/WR/W 
Reset 001 

Bits 26:24 – VSPER[2:0] Voltage Scaling Period

This bitfield defines the time between the voltage steps when the VDDCORE voltage scaling is enabled.

The time is (2VSPER) * T, where T is an internal period (typ 250 ns).

Bit 16 – VSEN Voltage Scaling Enable

ValueDescription
0 The voltage scaling is disabled.
1 The voltage scaling is enabled.

Bit 7 – RUNBKUP Run in Backup

This bit controls how the main voltage regulator behaves in backup sleep mode.

ValueDescription
0 The main voltage regulator is halted during backup sleep mode.
1 The main voltage regulator is not stopped during backup sleep mode.

Bit 2 – SEL Voltage Regulator Selection

This bit is loaded from NVM User Row at start-up. Refer to NVM User Row Mapping section for more details.

ValueDescription
0 The main voltage regulator is a LDO voltage regulator.
1 The main voltage regulator is a buck converter.

Bit 1 – ENABLE Must be set to 1.