The DIVAS configuration cannot be modified while a divide operation is ongoing. The following bits must be written prior to starting a division:
Sign selection bit in Control A register (CTRLA.SIGNED)
Leading zero mode bit in Control A register (CTRLA.DLZ)
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
