Figure 31-6. Switch Host Clock (MCK) from Slow Clock to PLLx ClockFigure 31-7. Switch Host Clock (MCK) from Main Clock (MAINCK) to Slow
ClockFigure 31-8. Change PLLA ProgrammingFigure 31-9. Programmable Clock Output Programming
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.