Jump to main content

SmartFusion 2 and IGLOO 2 FPGA Board and Layout Design Guidelines

Home
2 Layout Guidelines for SmartFusion 2 and IGLOO 2-Based Board Design
2.11 References

Introduction
1 Design Considerations
2 Layout Guidelines for SmartFusion 2 and IGLOO 2-Based Board Design
3 PCB Inspection Guidelines
4 Creating Schematic Symbols Using Cadence OrCAD Capture CIS for SmartFusion2 and IGLOO2 Designs
5 Board Design and Layout Checklist
6 Appendix A: Special Layout Guidelines—Crystal Oscillator
7 Appendix B: Stack-Up
8 Appendix C: Dielectric Material
9 Appendix D: Power Integrity Simulation Topology
10 Appendix E: X-Ray Inspection
11 Revision History
Microchip FPGA Support
Microchip Information

2.11 References

(Ask a Question)

Power Distribution Network (PDN) by Eric Bogatin
Sigrity PowerSI Tutorial

About

Company

Careers

Contact Us

Media Center

Investor Relations

Corporate Responsibility

Support

Microchip Forums

AVR Freaks

Design Help

Technical Support

Export Control Data

PCNs

Quick Links

microchipDIRECT.com

Microchip University

myMicrochip

Blogs

Reference Designs

Parametric Search

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Twitter

Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use

Privacy Notice

Legal

Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon

California Consumer Privacy Act (CCPA) Opt-Out Icon