3 Packaging Pin Assignment
(Ask a Question)The PPAT information is available in the Packing section. For more information, see RT PolarFire FPGAs Documentation web page. PPAT contains information about recommended DDR pin-outs, PCI Express capability for XCVR-0, DDR Lane information for I/O CDR, and generic IOD interface pin placement.