Jump to main content
PolarFire SoC FPGA Board Design Guidelines
PolarFire SoC FPGA Board Design Guidelines
  1. Home
  2. 1 Designing the Board
  3. 1.1 Power Supplies
  4. 1.1.3 Pin Assignment Tables

  • Introduction
  • 1 Designing the Board
    • 1.1 Power Supplies
      • 1.1.1 PolarFire SoC Decoupling Capacitors
      • 1.1.2 Unused Power Supply
      • 1.1.3 Pin Assignment Tables
    • 1.2 I/O Glitch
    • 1.3 User I/O
    • 1.4 MSS I/Os
    • 1.5 Clocks
    • 1.6 Reset
    • 1.7 DDR
    • 1.8 Device Programming
    • 1.9 Special Pins
    • 1.10 Transceiver
    • 1.11 MIPI Hardware Design Guidelines
    • 1.12 AC and DC Coupling
    • 1.13 Brownout Detection
  • 2 Board Design Checklist
  • 3 Appendix: General Layout Design Practices
  • 4 Revision History
  • Microchip FPGA Support
  • Microchip Information

1.1.3 Pin Assignment Tables

(Ask a Question)

PolarFire SoC Packaging Pin Assignment Table (PPAT) contains information about the recommended DDR pinouts, PCI EXPRESS capability for XCVR-0, DDR Lane information for I/O CDR, generic IOD interface pin placement, and unused condition for package pins.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.

About

Company
Careers
Contact Us
Media Center
Investor Relations
Corporate Responsibility

Support

Microchip Forums
AVR Freaks
Design Help
Technical Support
Export Control Data
PCNs

Quick Links

microchipDIRECT.com
Microchip University
myMicrochip
Blogs
Reference Designs
Parametric Search
Microchip Logo

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip Instagram
Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use
Privacy Notice
Legal
Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon