13.18.8.4 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).
Name: INTENSET
Offset: 0x14
Reset: 0x00000000
Property: PAC Write-Protection

Bit 3130292827262524 
     EVD11EVD10EVD9EVD8 
Access R/WR/WR/WR/W 
Reset 0000 
Bit 2322212019181716 
 EVD7EVD6EVD5EVD4EVD3EVD2EVD1EVD0 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 
Bit 15141312111098 
     OVR11OVR10OVR9OVR8 
Access R/WR/WR/WR/W 
Reset 0000 
Bit 76543210 
 OVR7OVR6OVR5OVR4OVR3OVR2OVR1OVR0 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 

Bits 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27 – EVDn Event Detected Channel n Interrupt Enable [n = 11..0]

Writing '0' to this bit has no effect.


Writing '1' to this bit will set the Event Detected Channel n Interrupt Enable bit, which enables the Event Detected Channel n interrupt.

ValueDescription
0 The Event Detected Channel n interrupt is disabled.
1 The Event Detected Channel n interrupt is enabled.

Bits 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 – OVRn Overrun Channel n Interrupt Enable [n = 11..0]

Writing '0' to this bit has no effect.


Writing '1' to this bit will set the Overrun Channel n Interrupt Enable bit, which disables the Overrun Channel n interrupt.

ValueDescription
0 The Overrun Channel n interrupt is disabled.
1 The Overrun Channel n interrupt is enabled.