30.5.6 Interrupt Flags

This flag is cleared by writing a ‘1’ to it.

This flag is set when a start trigger is received while a conversion is ongoing.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the Trigger Overrun interrupt flag.

This flag is cleared by writing a ‘1’ to it.

This flag is set when an unread sample is overwritten in the Sample (ADCn.SAMPLE) register.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the Sample Overwrite interrupt flag.

This flag is cleared by writing a ‘1’ to it.

This flag is set when an unread result is overwritten in the Result (ADCn.RESULT) register.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the Result Overwrite interrupt flag.

This flag is cleared by writing a ‘1’ to it.

This flag is set when the conversion or accumulation is complete, and the thresholds match the selected window comparator source and mode, as set by WINSRC and WINCM in the Control D (ADCn.CTRLD) register.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the Window Comparator interrupt flag.

This flag is cleared by writing a ‘1’ to it or by reading the Sample (ADCn.SAMPLE) register.

This flag is set when a conversion is complete, and a new sample is ready.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the Sample Ready interrupt flag.

This flag is cleared by writing a ‘1’ to it or by reading the Result (ADCn.RESULT) register.

This flag is set when a conversion or accumulation is complete, and a new result is ready.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the Result Ready interrupt flag.