2.4.2.4 Programmable Delay Line

The programmable delay line enables you to delay (or advance) the PLL output clock with respect to the PLL reference clock by applying a delay to the reference clock path (or feedback path), as shown in the following figure.