15.5.3 Clocks
The SUPC bus clock (CLK_SUPC_APB) can be enabled and disabled by the Main Clock Controller, and its default state can be found in the Peripheral Clock Masking section.
The SUPC bus clock (CLK_SUPC_APB) can be enabled and disabled by the Main Clock Controller, and its default state can be found in the Peripheral Clock Masking section.
DS40002690A
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.