36.7.3 Interrupt Enabling, Priority and Vectoring

Each of the ADC events previously mentioned generates an interrupt when its associated peripheral Interrupt bits are enabled.. Each of the ADC events previously listed also has an associated interrupt vector. See Nested Vector Interrupt Controller (NVIC) from Related Links for more information on the vector location and control/status bits associated with each individual interrupt.