PIC32CZ CA80/CA90 Family

35.8.7 Register Summary - I2C Host

For descriptions and definitions of both Register and bitfield properties, refer to Register Properties.


Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	CTRLA	31:24		LOWTOUT	INACTOUT[1:0]		SCLSM		SPEED[1:0]
		23:16	SEXTTOEN	MEXTTOEN	SDAHOLD[1:0]				SMBUSEN	PINOUT
		15:8					SLEWRATE[1:0]		FILTSEL[1:0]
		7:0	RUNSTDBY			MODE[2:0]			ENABLE	SWRST
0x04	CTRLB	31:24
		23:16	FIFOCLR[1:0]					ACKACT	CMD[1:0]
		15:8							QCEN	SMEN
		7:0
0x08	CTRLC	31:24	TXTRHOLD[1:0]		RXTRHOLD[1:0]		FIFOEN			DATA32B
		23:16
		15:8
		7:0
0x0C	BAUD	31:24	HSBAUDLOW[7:0]
		23:16	HSBAUD[7:0]
		15:8	BAUDLOW[7:0]
		7:0	BAUD[7:0]
0x10 ... 0x13	Reserved
0x14	INTENCLR	7:0	ERROR			RXFF	TXFE		SB	MB
0x15	Reserved
0x16	INTENSET	7:0	ERROR			RXFF	TXFE		SB	MB
0x17	Reserved
0x18	INTFLAG	7:0	ERROR			RXFF	TXFE		SB	MB
0x19	Reserved
0x1A	STATUS	15:8						LENERR	SEXTTOUT	MEXTTOUT
0x1A	STATUS	7:0	CLKHOLD	LOWTOUT	BUSSTATE[1:0]			RXNACK	ARBLOST	BUSERR
0x1C	SYNCBUSY	31:24
		23:16
		15:8
		7:0						SYSOP	ENABLE	SWRST
0x20 ... 0x23	Reserved
0x24	ADDR	31:24
		23:16	LEN[7:0]
		15:8	TENBITEN	HS	LENEN			ADDR[10:8]
		7:0	ADDR[7:0]
0x28	DATA	31:24	DATA[31:24]
		23:16	DATA[23:16]
		15:8	DATA[15:8]
		7:0	DATA[7:0]
0x2C ... 0x2F	Reserved
0x30	DBGCTRL	7:0								DBGSTOP
0x31 ... 0x33	Reserved
0x34	FIFOSPACE	15:8				RXSPACE[4:0]
0x34	FIFOSPACE	7:0				TXSPACE[4:0]
0x36	FIFOPTR	15:8					CPURDPTR[3:0]
0x36	FIFOPTR	7:0					CPUWRPTR[3:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.