2.5.1.4.4.10 NAND Memory
Configuration Data (First Word)
Warning: To avoid any
malfunctioning, the user must not write the "DO NOT USE (DNU)" bits.
Name:
MEM_CFGx[0]
Bit
31
30
29
28
27
26
25
24
DNU
DNU
DNU
DNU
DNU
DNU
DNU
DNU
Access
Reset
Bit
23
22
21
20
19
18
17
16
DNU
DNU
DNU
DNU
DNU
DNU
DNU
DNU
Access
Reset
Bit
15
14
13
12
11
10
9
8
DNU
DNU
DNU
DNU
IFACE_TYPE[3:0]
Access
Reset
Bit
7
6
5
4
3
2
1
0
INSTANCE_ID[3:0]
IFACE_IOSET[3:0]
Access
Reset
Bits 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 – DNU DO NOT
USE
Bits 11:8 – IFACE_TYPE[3:0] Interface
Type
Value
Description
0
Interface is disabled
4
NAND interface
Bits 7:4 – INSTANCE_ID[3:0] IP Instance ID
Value
Description
0
IP
instance 0, NAND
Bits 3:0 – IFACE_IOSET[3:0] Memory IOSET
Value
Description
0
PIO set
1, NAND
1
PIO set
2, NAND
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
