23.5.11 Interrupt Control Register

Name:	INTCTRL
Offset:	0x0A
Reset:	0x00
Property:	-


Bit	7	6	5	4	3	2	1	0
	CMP3	CMP2	CMP1	CMP0				OVF
Access	R/W	R/W	R/W	R/W				R/W
Reset	0	0	0	0				0

Bits 4, 5, 6, 7 – CMPn Compare Channel n Interrupt Enable

Writing the CMPn bit to ‘1’ enables the interrupt from Compare Channel n.

Bit 0 – OVF Timer Overflow/Underflow Interrupt Enable

Writing the OVF bit to ‘1’ enables the overflow/underflow interrupt.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.