22.6 PLLA Clock

The PLLA clock (PLLA_CLK) is generated from MAINCK by the PLLA and a predivider. This combination allows a wide range of frequencies to be selected on either MAIM_CLK, HCLK or the PCKx outputs.

The following figure shows the block diagram of the dividers and PLLA blocks.