38.2.4 Considerations when Enabling the Extended Instruction Set
It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.
Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.
When porting an application to the PIC18F27/47Q10 it is very important to consider the type of code. A large, re-entrant application that is written in ‘C’ and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.
| ADDWF | ADD W to Indexed (Indexed Literal Offset mode) | |||
|---|---|---|---|---|
| Syntax: | ADDWF [k] {,d} | |||
| Operands: | 0 ≤ k ≤ 95 d ∈ [0,1] |
|||
| Operation: | (W) + ((FSR2) + k) → dest | |||
| Status Affected: | N, OV, C, DC, Z | |||
| Encoding: | 0010 | 01d0 | kkkk | kkkk |
| Description: | The contents of W are added to the contents of the register indicated by FSR2, offset by the value ‘k’. If ‘d’ is ‘0’, the result is stored in W. If ‘d’ is ‘1’, the result is stored back in register ‘f’ (default). |
|||
| Words: | 1 | |||
| Cycles: | 1 | |||
| Q Cycle Activity: | ||||
| Q1 | Q2 | Q3 | Q4 | |
| Decode | Read ‘k’ | Process Data | Write to destination | |
| Example: | |
|
|
|
| Before Instruction W = 17h OFST = 2Ch FSR2 = 0A00h Contents of 0A2Ch = 20h After Instruction W = 37h Contents of 0A2Ch = 20h |
||||
| BSF | Bit Set Indexed (Indexed Literal Offset mode) | |||
|---|---|---|---|---|
| Syntax: | BSF [k], b | |||
| Operands: | 0 ≤ f ≤ 95 0 ≤ b ≤ 7 |
|||
| Operation: | 1 → ((FSR2) + k)<b> | |||
| Status Affected: | None | |||
| Encoding: | 1000 | bbb0 | kkkk | kkkk |
| Description: | Bit ‘b’ of the register indicated by FSR2, offset by the value ‘k’, is set. | |||
| Words: | 1 | |||
| Cycles: | 1 | |||
| Q Cycle Activity: | ||||
| Q1 | Q2 | Q3 | Q4 | |
| Decode | Read register ‘f’ | Process Data | Write to destination | |
| Example: | |
|
||
| Before Instruction FLAG_OFST = 0Ah FSR2 = 0A00h Contents of 0A0Ah = 55h After Instruction Contents of 0A0Ah = D5h |
||||
| SETF | Set Indexed (Indexed Literal Offset mode) | |||
|---|---|---|---|---|
| Syntax: | SETF [k] | |||
| Operands: | 0 ≤ k ≤ 95 | |||
| Operation: | FFh → ((FSR2) + k) | |||
| Status Affected: | None | |||
| Encoding: | 0110 | 1000 | kkkk | kkkk |
| Description: | The contents of the register indicated by FSR2, offset by ‘k’, are set to FFh. | |||
| Words: | 1 | |||
| Cycles: | 1 | |||
| Q Cycle Activity: | ||||
| Q1 | Q2 | Q3 | Q4 | |
| Decode | Read ‘k’ | Process Data | Write register | |
| Example: | |
|
||
| Before Instruction OFST = 2Ch FSR2 = 0A00h Contents of 0A2Ch = 00h After Instruction Contents of 0A2Ch = FFh |
||||