4.2.3 Boot ROM Clock Speed Configuration

For systems required to run on battery with low peak current capability during a power outage (read without Power mode), specific GPBR registers can be programmed by the user with predefined processor and bus clock speed and ratios. Refer to the section ROM Code and Boot Strategies.