35.6.6.5 Write Memory Transfer

Many QSPI memories impose sequential write of the data buffer. When using this type of memory, the device configuration must ensure that the access order is preserved when crossing the different data buses to the QSPI.