16.10.3.3 Write Cycle

The write cycle time is defined as the total duration of the write cycle, that is, from the time when the address is set on the address bus to the point when the address may change. The total write cycle time is equal to:

• NWE_CYCLE = NWE_SETUP + NWE_PULSE + NWE_HOLD

as well as

• NWE_CYCLE = NCS_WR_SETUP + NCS_WR_PULSE + NCS_WR_HOLD

All NWE and NCS (write) timings are defined separately for each chip select as an integer number of main system bus clock cycles. The NWE_CYCLE field is common to both the NWE and NCS signals, thus the timing period is of the same duration.

NWE_CYCLE, NWE_SETUP and NWE_PULSE implicitly define the NWE_HOLD value as:

• NWE_HOLD = NWE_CYCLE - NWE_SETUP - NWE_PULSE

NWE_CYCLE, NCS_WR_SETUP and NCS_WR_PULSE implicitly define the NCS_WR_HOLD value as:

• NCS_WR_HOLD = NWE_CYCLE - NCS_WR_SETUP - NCS_WR_PULSE