The following figure shows the clocking structure of the CoaXPress device design. A 50 MHz on-board reference clock is used to generate both 125 MHz and 250 MHz clocks. Additionally, a transceiver (XCVR) clock and a dedicated camera clock are derived. These clocks collectively drive the CoaXPress IP core, enabling synchronized and high-speed data communication.
Figure 3-2. Clocking Structure of the CoaXPress Device
The following figure shows the clocking structure of the CoaXPress host design. A 50 MHz on-board reference clock is used to generate both 125 MHz and 250 MHz clocks, along with the XCVR lane clock, which collectively drive the CoaXPress IP core. The 50 MHz clock also acts as a reference for the UART, the processor subsystem, and the DDR interface. The XCVR clock is used to drive the DDR Write module for handling memory write operations. Additionally, a dedicated 200 MHz DDR clock drives the DDR Arbiter, DDR Write, and DDR Read modules to manage all DDR transactions. The HDMI TX XCVR clock is responsible for driving the video processing blocks and the HDMI TX IP core, enabling video display functionality.Figure 3-3. Clocking Structure of the CoaXPress Host
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
