1.6 Clocking Structure

The following figure shows the clocking structure of this design. This design uses a 83.33 MHz system clock for configuring the APB peripherals.

Figure 1-16. Clocking Structure