20.9.6 TxRST
| Name: | TxRST |
| Offset: | 0xFC0,0xFBA,0xFB4 |
Timer External Reset Signal Selection Register
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RSEL[3:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | |||||
| Reset | 0 | 0 | 0 | 0 | |||||
Bits 3:0 – RSEL[3:0]
| Value | Description |
|---|---|
| n | See External Reset Sources table |
| Name: | TxRST |
| Offset: | 0xFC0,0xFBA,0xFB4 |
Timer External Reset Signal Selection Register
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RSEL[3:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | |||||
| Reset | 0 | 0 | 0 | 0 | |||||
| Value | Description |
|---|---|
| n | See External Reset Sources table |
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.