Libero® SoC v2021.2

3.5 PCIe AHBLite Master Ports

The following table lists the various PCIe AHBLite master ports.

Table 3-5. PCIe AHBLite Master Ports
Ports	Direction	Port Group
AHB_M_HADDR[31:0]	OUT	AHB_MASTER
AHB_M_HBURST[1:0]	OUT
AHB_M_HSIZE[1:0]	OUT
AHB_M_HTRANS[1:0]	OUT
AHB_M_HWRITE	OUT
AHB_M_HWDATA[31:0]	OUT
AHB_M_HREADY	IN
AHB_M_HRESP	IN
AHB_M_HRDATA[31:0]	IN

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.