23.8 Register Summary - Mode 2 - Clock/Calendar

This Register Description section is valid if the RTC is in Clock/Calendar mode (CTRLA.MODE=2).

Refer to the Registers Description section for more details on register properties and access permissions.


Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	CTRLA	15:8	CLOCKSYNC				PRESCALER[3:0]
0x00	CTRLA	7:0	MATCHCLR	CLKREP			MODE[1:0]		ENABLE	SWRST
0x02	CTRLB	15:8
0x02	CTRLB	7:0								GP0EN
0x04	EVCTRL	31:24								PERDEO
		23:16
		15:8	OVFEO							ALARMEO0
		7:0	PEREO7	PEREO6	PEREO5	PEREO4	PEREO3	PEREO2	PEREO1	PEREO0
0x08	INTENCLR	15:8	OVF							ALARM0
0x08	INTENCLR	7:0	PER7	PER6	PER5	PER4	PER3	PER2	PER1	PER0
0x0A	INTENSET	15:8	OVF							ALARM0
0x0A	INTENSET	7:0	PER7	PER6	PER5	PER4	PER3	PER2	PER1	PER0
0x0C	INTFLAG	15:8	OVF							ALARM0
0x0C	INTFLAG	7:0	PER7	PER6	PER5	PER4	PER3	PER2	PER1	PER0
0x0E	DBGCTRL	7:0								DBGRUN
0x0F	Reserved
0x10	SYNCBUSY	31:24
		23:16							GP1	GP0
		15:8	CLOCKSYNC				MASK0
		7:0			ALARM0		CLOCK	FREQCORR	ENABLE	SWRST
0x14	FREQCORR	7:0	SIGN	VALUE[6:0]
0x15 ... 0x17	Reserved
0x18	CLOCK	31:24	YEAR[5:0]						MONTH[3:2]
		23:16	MONTH[1:0]		DAY[4:0]					HOUR[4]
		15:8	HOUR[3:0]				MINUTE[5:2]
		7:0	MINUTE[1:0]		SECOND[5:0]
0x1C ... 0x1F	Reserved
0x20	ALARM0	31:24	YEAR[5:0]						MONTH[3:2]
		23:16	MONTH[1:0]		DAY[4:0]					HOUR[4]
		15:8	HOUR[3:0]				MINUTE[5:2]
		7:0	MINUTE[1:0]		SECOND[5:0]
0x24	MASK0	7:0						SEL[2:0]
0x25 ... 0x3F	Reserved
0x40	GP0	31:24	GP[31:24]
		23:16	GP[23:16]
		15:8	GP[15:8]
		7:0	GP[7:0]
0x44	GP1	31:24	GP[31:24]
		23:16	GP[23:16]
		15:8	GP[15:8]
		7:0	GP[7:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.