AT13053

4.2.8 Pin Change Mask Register 1

Name:	PCMSK1
Offset:	0x10
Reset:	0x00
Property:	-


Bit	7	6	5	4	3	2	1	0
					PCINT11	PCINT10	PCINT9	PCINT8
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 0, 1, 2, 3 – PCINT Pin Change Enable Mask [11:8]

Each PCINT[11:8]-bit selects whether pin change interrupt is enabled on the corresponding I/O pin. If PCINT[11:8] is set and the PCICR.PCIE1 is set, pin change interrupt is enabled on the corresponding I/O pin. If PCINT[11:8] is cleared, pin change interrupt on the corresponding I/O pin is disabled.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.