Jump to main content
PolarFire Family Fabric User Guide
PolarFire Family Fabric User Guide
  1. Home
  2. 3 Math Blocks
  3. 3.4 Cascading Math Blocks
Previous | Next

  • Introduction
  • 1 Logic Element and Routing
  • 2 Embedded Memory Blocks
  • 3 Math Blocks
    • 3.1 Features
    • 3.2 Math Block Resources
    • 3.3 Functional Description
    • 3.4 Cascading Math Blocks
      • 3.4.1 Wrap-Around to the Start of the Cascade Chain
      • 3.4.2 Wrap-Around to the Inside of the Cascade Chain
    • 3.5 Operational Modes
    • 3.6 Implementation
  • 4 Appendix: Supported Memory File Formats for LSRAM and μSRAM
  • 5 Appendix: Macro Configuration
  • 6 References
  • 7 Revision History
  • Microchip FPGA Support
  • Microchip Information

3.4 Cascading Math Blocks

(Ask a Question)

The Math blocks in each row cascade in a chain from left to right and terminate at the end of each row. Fabric routing is required to extend the cascading chain from one row to another. The following are the two options to connect cascading chains across multiple rows:

  • Wrap-Around to the Start of the Cascade Chain
  • Wrap-Around to the Inside of the Cascade Chain

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.

About

Company
Careers
Contact Us
Media Center
Investor Relations
Corporate Responsibility

Support

Microchip Forums
AVR Freaks
Design Help
Technical Support
Export Control Data
PCNs

Quick Links

microchipDIRECT.com
Microchip University
myMicrochip
Blogs
Reference Designs
Parametric Search
Microchip Logo

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip Instagram
Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use
Privacy Notice
Legal
Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon