24.7.8 Peripheral Interrupt Flag Status - Bridge C

These flags are set when a Peripheral Access Error occurs while accessing the peripheral associated with the respective INTFLAGx bit, and an interrupt request is generated if INTENCLR/SET.ERR is ‘1’.

Writing a ‘0’ to these bits has no effect.

Writing a ‘1’ to these bits clears the corresponding INTFLAGx interrupt flag.

Name: INTFLAGC
Offset: 0x1C
Reset: 0x00000000
Property: 

Bit 3130292827262524 
          
Access  
Reset  
Bit 2322212019181716 
          
Access  
Reset  
Bit 15141312111098 
       HMTX  
Access RW 
Reset 0 
Bit 76543210 
 ACCCL    SERCOM2QSPI 
Access RWRWRWRW 
Reset 0000 

Bit 9 – HMTX HMATRIX APB Protection Enable

This flag is set when a Peripheral Access Error occurs while accessing the HMATRIX, and an interrupt request is generated if INTENCLR/SET.ERR is ‘1’.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit clears the HMATRIX interrupt flag.

Bit 7 – AC Interrupt Flag for AC

This flag is set when a Peripheral Access Error occurs while the AC, and an interrupt request is generated if INTENCLR/SET.ERR is ‘1’.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit clears the AC interrupt flag.

Bit 6 – CCL Interrupt Flag for CCL

This flag is set when a Peripheral Access Error occurs while accessing the CCL, and an interrupt request is generated if INTENCLR/SET.ERR is ‘1’.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit clears the CCL interrupt flag.

Bit 1 – SERCOM2 Interrupt Flag for SERCOM2

This flag is set when a Peripheral Access Error occurs while accessing the SERCOM2, and an interrupt request is generated if INTENCLR/SET.ERR is ‘1’.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit clears the SERCOM2 interrupt flag.

Bit 0 – QSPI Interrupt Flag for QSPI

This flag is set when a Peripheral Access Error occurs while accessing the QSPI, and an interrupt request is generated if INTENCLR/SET.ERR is ‘1’.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit clears the QSPI interrupt flag.