The following figure the main components of the Mi-V subsystem.Figure 1-17. Mi-V Subsystem (IAP Target)
The Mi-V subsystem executes the following functions:
Send version number: Interrupt to send the
version number to the initiator.
Data ready: Interrupt to read the IAP data from
LSRAM.
Start IAP authentication: Interrupt to perform
authentication.
Start IAP programming: Interrupt to perform
IAP.
Clear the sequence: Interrupt to clear the commands and status.
The Mi-V subsystem includes the Mi-V soft processor, CoreGPIO, and CoreSPI IPs, which are
configured in the same way as in IAP Initiator.
Note: The CoreAPB3 in IAP Target is configured to have an extra slot
for I2C.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
