Jump to main content
PolarFire® SmartSFP+ Solution Featuring In-Application Programming AN4568
PolarFire® SmartSFP+ Solution Featuring In-Application Programming AN4568
  1. Home
  2. 1 Design Description
  3. 1.2 IAP Target

AN4568

  • Introduction
  • 1 Design Description
    • 1.1 IAP Initiator
    • 1.2 IAP Target
      • 1.2.1 Target Subsystem
      • 1.2.2 Mi-V Subsystem (Target Version)
      • 1.2.3 Electrical Interface
      • 1.2.4 Memory Map (IAP Target)
    • 1.3 Clocking Structure
    • 1.4 Reset Structure
  • 2 SPI Programming Images
  • 3 Demo Requirements
  • 4 Demo Prerequisites
  • 5 Setting Up the Demo
  • 6 Running the Demo
  • 7 Revision History
  • Microchip FPGA Support
  • Microchip Information

1.2 IAP Target

The following figure shows the functional blocks of IAP Target.
Figure 1-16. IAP Target Block Diagram
The main components of IAP Target are as follows:
  • Target Subsystem
  • Mi-V Subsystem (Target Version)
  • Electrical Interface

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip YouTube
Microchip Instagram
Microchip Weibo
Microchip Blog
Contact |
Legal |
Privacy Policy |
Cookies |
Careers

Stay on the leading edge with our blog

MicroSolutions

© Copyright 1998-2022 Microchip Technology Inc. All rights reserved.