1.1.4 Pin Assignment Tables
(Ask a Question)The Packaging Pin Assignment Table (PPAT) is available on the PolarFire FPGA Documentation web page. PPAT contains information about the recommended DDR pin-outs, PCI EXPRESS capability for XCVR-0, DDR Lane information for IO CDR, generic IOD interface pin placement, and unused condition for package pins.