3.4.5.1 PLC Reception Circuit

The PLC reception circuit used in PL360MB, see Figure 3-11, is the reference design of the reception stage described in the PL360 datasheet which is composed of:

Single-pole low pass filter, R49 and C43
Automatic Gain Control (AGC) circuit. A resistor, R48, used to attenuate the incoming PLC signal in case its amplitude is high enough to exceed the input dynamic range of the embedded ADC
A resistor, R36, for impedance matching
DC decoupling capacitor, C45

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.